Minor changes are by default collapsed in the page history.
No changes
The page does not exist yet.
Failed to load changes
Version by on
Leave Collaboration
Are you sure you want to leave the realtime collaboration and continue editing alone? The changes you save while editing alone will lead to merge conflicts with the changes auto-saved by the realtime editing session.
Arm® Cortex®-M0+ High Speed Bus
Last modified by Microchip on 2023/11/10 11:08
The Arm® Cortex®-M0+ system bus (AHB) is a 32-bit multi-master/multi-slave bus matrix capable of performing multiple concurrent transactions per instruction cycle. Combined with the CPU's ability to directly access the I/O ports through IOBUS, the AHB enables M0+ instructions to execute instructions without performance-hindering wait states.
The AHB is Microchip's implementation of Arm Advanced Microcontroller Bus Architecture (AMBA®). AMBA is an open standard on-chip specification for interconnecting function blocks in microcontrollers and System-on-Chip (SoC) devices. Since its initial release in 1996, AMBA has gone through several modifications and revisions. Cortex-M0+ MCU High-speed buses use the AMBA-3 AHB-lite specification.
AHB Features
An Inherent architectural feature of Cortex-M0+ MCUs, the AHB requires no user configuration.
Provides high-performance instruction execution.
Enables the CPU to seamlessly access slower peripherals by interfacing with the AHB peripheral bus (AHB-APB) bridges.
If you need to work with Microchip Support staff directly, you can submit a technical support case. Keep in mind that many questions can be answered through our self-help resources, so this may not be your speediest option.
