Pipelined Architecture

Click Play ► to listen to the commentary.

The Analog-to-Digital Converter (ADC) is built on a pipelined design, which means it can process multiple conversion requests in stages. This structure allows the ADC to accept new channel conversion requests even while previous conversions are still being processed, maximizing efficiency and throughput.

Channel Queuing and Triggering

When a trigger is received, multiple channels can be placed in a queue for conversion. If several channels are triggered at almost the same time, the ADC automatically organizes them based on their natural channel priority and processes them one after another.

Priority-Based Sequential Conversion

Channels are converted in order of their assigned natural priority. This ensures that the most critical signals are processed first, which is especially important in time-sensitive or safety-critical applications.

Fast Conversion Completion

Once a conversion starts, including any necessary post-trigger processing and pipeline operations, the ADC completes the conversion in just two ADC clock cycles (2 TAD). This rapid processing enables high-speed data acquisition and supports demanding real-time applications.