Skip to Content

SAMA7G5 Series Boot Process

Last modified by Microchip on 2024/06/20 12:33

Contents

Introduction

This training topic explains the boot process of the Microchip Technology SAMA7G5 Series Microprocessor Units (MPU) from reset to running an operating system (embedded Linux® or Real Time Operating System (RTOS)) or application (MPLAB® Harmony 3 Software Framework). The boot process begins with the MPU’s power-on reset and progresses in stages reading binary files from external Non-Volatile Memory (NVM) and loading them into volatile memory (internal Static RAM (SRAM) and external Dynamic RAM (DRAM)).

SAMA7G5 Series Programmer's Model

The first-stage bootloader, located in the MPU’s internal Read-Only Memory (ROM) (also known as Boot ROM), performs basic initialization and configuration of the device. Its main purpose is to locate and read the second-stage bootloader from the external NVM and store it in the MPU’s internal SRAM memory.

The second-stage bootloader continues the initialization and configuration of the MPU. Its main purpose is to read the third stage binary (bootloader, operating system, or application), located in external NVM, and store it in external DRAM. The third stage can be one of the following:

  • Third-stage bootloader (for example, Das U-Boot)
  • Linux operating system directly (does not require a third-stage bootloader)
  • MPLAB Harmony 3 Software Framework application
  • Real Time Operating System (RTOS)
  • Turn over control to a debugger (JTAG) (no application is loaded)

Each stage is customizable. The second and follow-on stages are external programs (available as source code) that are configured and compiled by the developer. During development and debugging, the resulting binary files can be stored in an external NVM using a debug probe and the SAM-BA® In-System Programmer (ISP) utility program or copied to a detachable storage device, such as a Secure Digital (SD) memory card.

The developer must be knowledgeable of the MPU’s boot process so that each stage is configured and compiled as required by the operating system or application.

Back to Top

References

Back to Top

Processor Reset

The Microprocessor Unit (MPU) begins the boot process upon reset. The Reset Controller (RSTC) handles all reset events of the device.

Reset controller block diagram

The Reset State Manager manages the priorities of the different reset sources. The resets are listed in order of priority as follows:

The resets are listed in order of priority

The Reset Controller (RSTC) reports which reset occurred last in the RSTC Status Register.

The MPU’s Program Counter (PC) is reset to 0x0000 0000 and will begin executing the first-stage bootloader in internal Read-only Memory (ROM).

The MPU’s Program Counter (PC) is reset to 0x0000 0000 and will begin executing the first-stage bootloader

Back to Top

First-Stage Bootloader

Microprocessor Units (MPUs) contain an internal ROM (also known as Boot ROM) that contains a first-stage bootloader. It is the program that begins executing when the MPU is reset.

The purpose of the first-stage bootloader is to:

  1. Initialize Processor and Master Clocks
  2. Read the Boot Configuration Packet
  3. If (valid code found) in external NVM, then:
    1. Load second-stage bootloader at91bootstrap into internal Static RAM (SRAM)
    2. Enable JTAG port
    3. Reset the PC to 0x00100000 and jump
  4. Else if (no valid code found):
    1. Lock ROM access
    2. Enable JTAG port
    3. Enable/disable SAM-BA Monitor

 JTAG port access is disabled during the execution of the first-stage bootloader. It is enabled when:

  • If valid code is found in external NVM, code loaded, SRAM remap, PC to 0x00100000, and jump
  • Else if no valid code is found, starts SAM-BA monitor, and locks access to the internal ROM

Let’s look at each of these steps in more detail.

1. Initialize Processor and Master Clocks

Upon reset, the Main RC Oscillator (Clock Generator module) performs a fast start-up and is the source for the Main Clock (MAINCK). The first-stage bootloader performs low-level initialization of the CPUPLL and SYSPLL. When CPUPLL stabilizes, the CPU_CLK frequency is the same as the CPUPLL frequency (570 MHz) and the Main System Bus Clock (MCK0) is divided by 4 (142 MHz).

General clock distribution block diagram

If a quartz crystal resonator is present on the Main Crystal Oscillator, once stabilized, it is switched as the source for Main Clock (MAINCK). CPUPLL and SYSPLL are initialized, and the final frequencies are CPU_CLK (1 GHz), MCK0 (200 MHz), MCK1 (200 MHz), and MCK4 (400 MHz).

General clock distribution block diagram with quartz crystal resonator

The SAMA7G5 Series MPU does not need an external crystal resonator or clock signal during the boot process or for UART communications with the SAM-BA Monitor. However, an external crystal resonator or clock signal is required for USB communications with the SAM-BA Monitor.

2. Read the Boot Configuration Packet

The first-stage bootloader can be customized by the Boot Configuration Packet. It is stored in the device’s internal One-Time Programmable (OTP) Memory. The following items can be configured:

  • Enable/disable SAM-BA Monitor
  • Configure FLEXCOMn IOSET n USART pins 
  • Enable/disable NVM memory interface(s)

If there is no Boot Configuration Packet stored in OTP memory, the first-stage bootloader uses a default configuration:

  • Enable SAM-BA Monitor
  • Configure FLEXCOM3 IOSET 5 USART pins 
  • Initialize and attempt to boot from SDMMC1 IOSET 1 (and card detect pin = true)

In production, the Boot Configuration Packet is normally stored in the device’s internal One-Time Programmable (OTP) Memory. However, when prototyping, the One-Time Programmable Memory Controller (OTPC) can be placed into Emulation Mode. Emulation Mode allows you to customize the Boot Configuration Packet without having to commit it to One-Time Programmable (OTP) Memory. For more information see, Writing to Non-Volatile Memory (NVM) training topics in the What’s Next? section below. 

3. If (valid code found) in external NVM, then:

a. Load second-stage bootloader at91bootstrap into internal Static RAM (SRAM)

There are two types of valid code detection:

  1. Arm Exception Vectors Check
  2. boot.bin File Check

The type of detection that will be used is determined by the external NVM media type.

For more information see the SAMA7G5 Series Datasheet – Section 19. Boot Strategies for detailed information.

If at91bootstrap is found in other than an SD memory card or e.MMC memory (e.g., NAND flash, QSPI flash, etc.), it must follow the first method of valid code detection: Arm exception vectors check.

If at91bootstrap is found in the SD memory card or e.MMC memory, it must follow the second method of valid code detection: boot.bin file check. It must be stored in the root directory of a FAT-formatted file system.

SAMA7G5 Series: First Stage Bootloader

More information can be found at:

b. Enable JTAG port

c. Reset the PC to 0x00100000 and jump

The MPU begins execution of the valid code.

4. Else if (no valid code found):

If the first-stage bootloader does not find valid code in any external NVM, it will:

a. Lock ROM access

b. Enable JTAG port

c. Enable/disable SAM-BA Monitor

In accordance with the Boot Configuration Packet, the SAM-BA Monitor can be enabled or disabled. If there is no Boot Configuration Packet stored in OTP fuse memory, the SAM-BA Monitor is enabled by default.

It is highly recommended that the SAM-BA Monitor be DISABLED in production code to enhance security.

SAM-BA Monitor

The SAMA7G5 Series does not need an external crystal resonator or clock signal during the boot process or for UART communications with the SAM-BA Monitor. However, an external crystal resonator or clock signal is required for USB communications with the SAM-BA Monitor.

Back to Top

Second-Stage Bootloader

The second-stage bootloader, at91bootstrap, is an external program, available in source code format. It is written and maintained by Microchip Technology and hosted on GitHub. The developer downloads, configures and builds it according to the project’s hardware and software requirements.

​More information can be found on "at91bootstrap: A Second Stage Bootloader for Microchip Microprocessors."

at91bootstrap is stored in external NVM memory. The first-stage bootloader initializes external NVM and stores at91bootstrap into internal SRAM. Once it is loaded, the first-stage bootloader remaps internal SRAM to address 0x0, reset the PC to 0x0 and jumps.

The purpose of the second-stage bootloader, at91bootstrap, is to:

  • Initialize the Main Oscillator
  • Initialize external volatile and NVM interfaces, controllers and memory
  • Configure peripherals
  • Load one of the following from external NVM into external volatile memory (DRAM) (main memory) and jump to:

Back to Top

Third-Stage Bootloader

A third-stage bootloader continues initializing peripherals on the MPU and facilitates loading the Embedded Linux operating system. The use of a third-stage bootloader is optional.

Das U-Boot

Das U-Boot (often abbreviated U-Boot) is an open-source bootloader used to configure and initialize peripherals and load and run the Linux operating system. It is written and maintained by a large open-source community and hosted on GitHub. The developer downloads, configures, and builds it according to the project’s hardware and software requirements.

U-Boot is especially helpful during development. During board bring-up, U-Boot can be a simpler software to configure compared to Linux. Also, it allows you to run scripts providing a more flexible tool for experimentation during development. It allows multiple options to load the kernel or root file system. You can interrupt the boot process and enter commands via a Command-Line Interface (CLI). Visit the U-Boot basic command set page.

However, U-Boot does add time to the boot process. If the application is limited on memory or minimal boot time is important, the developer may elect to boot the Linux kernel directly using at91bootstrap.

If an application is to be loaded, such as from the MPLAB Harmony v3 Software Framework, it can be booted directly by the second-stage bootloader, at91bootstrap.

Back to Top

Embedded Linux

Embedded Linux is a popular choice for MPU development. It is much more than just an operating system. It is a large collection of software libraries, device drivers, networking stacks, software applications, and tools to choose from. There are thousands of developers contributing to its open-source model. There is a large online community providing tutorials and answering questions in forums to aid the developer.

More information can be learned at:

Back to Top

MPLAB Harmony v3 Software Framework

The MPLAB Harmony v3 Software Framework is a comprehensive collection of software libraries and tools for the software developer to manage, configure, and generate source code for Microchip Technology branded Microprocessor Units (MPUs). The developer can choose the level of development that best suits their application. The framework includes many example applications to enable the developer to get started quickly.

More information can be learned at:

Back to Top

Real-Time Operating System

RTOS provides multitasking, real-time scheduling, multi-thread capabilities, inter-task communications, and many more features. They also greatly simplify the development of complex applications. RTOSs offer much more than just an operating system, they also include software libraries, device drivers, networking stacks, and a large selection of software applications.

Back to Top

Turn Over Control to a Debugger

This option is used for development. Before control can be turned over to a debugger, the MPU requires initialization and configuration of memories from the first- and second-stage (at91bootstrap) bootloaders. Once the MPU is initialized and internal and external memories are configured, the boot process ends. At this point, the debugger can load binary files and run them.

More information can be learned at: 

Back to Top

Summary

This training topic explained the Boot Process of a Microchip Technology SAMA7G5 Series Microprocessor Units (MPU) from reset to running an operating system (embedded Linux or RTOS) or application (MPLAB Harmony v3 Software Framework).

Back to Top

Learn More

Are you an MCU developer new to MPUs?

Second-Stage Bootloader at91bootstrap

Writing to Non-Volatile Memory (NVM)

Back to Top